The diagram shown in Fig. 3 In the version for PWC read out (Fig. 6) , a more conventional scheme is used.
Prior to reading a given channel, the word count is transferred to an auxiliary register (7495 in position A9, Fig. 6 ). The addressing scaler is then cleared and read out proceeds in ascending order, with the word count transferred from the auxiliary register as the last word of a channel.
Readout of the data is performed using the CAMAC block transfer mode (see Fig. 7 open collector driver (Fig. 8) .
Gating of the data is accomplished by turning the supply voltage of the 7407 on during read only. The response of this arrangement easily matches the speed requirements of the CAMAC read cycle. The decoding of the Gray Code bits A and B into regular binary code is most effectively done at this stage (insert "spark chamber version," Fig. 8 ).
Power Pulsing
The 32 units of 64-bit memory dissipate a considerable amount of heat with the complete module drawing 3 A at 6 V. Ten or more modules side-by-side in a CAMAC crate cannot be effectively cooled. For this reason, a power pulsing scheme has been used which keeps the circuitry very cool, insuring a long life of the integrated circuits. At event time, power is turned on and the logic cleared (Fig. 9) . After 1 usec, 
